↓ Skip to main content
What is this page? Embed badge

Wafer Level 3-D ICs Process Technology

Overview of attention for book
Cover of 'Wafer Level 3-D ICs Process Technology'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Overview of Wafer-Level 3D ICs
  3. Altmetric Badge
    Chapter 2 Monolithic 3D Integrated Circuits
  4. Altmetric Badge
    Chapter 3 Stacked CMOS Technologies
  5. Altmetric Badge
    Chapter 4 Wafer-Bonding Technologies and Strategies for 3D ICs
  6. Altmetric Badge
    Chapter 5 Through-Silicon Via Fabrication, Backgrind, and Handle Wafer Technologies
  7. Altmetric Badge
    Chapter 6 Cu Wafer Bonding for 3D IC Applications
  8. Altmetric Badge
    Chapter 7 Cu/Sn Solid–Liquid Interdiffusion Bonding
  9. Altmetric Badge
    Chapter 8 An SOI-Based 3D Circuit Integration Technology
  10. Altmetric Badge
    Chapter 9 3D Fabrication Options for High-Performance CMOS Technology
  11. Altmetric Badge
    Chapter 10 3D Integration Based upon Dielectric Adhesive Bonding
  12. Altmetric Badge
    Chapter 11 Direct Hybrid Bonding
  13. Altmetric Badge
    Chapter 12 3D Memory
  14. Altmetric Badge
    Chapter 13 Circuit Architectures for 3D Integration
  15. Altmetric Badge
    Chapter 14 Thermal Challenges of 3D ICs
  16. Altmetric Badge
    Chapter 15 Status and Outlook
Attention for Chapter 12: 3D Memory
Altmetric Badge

Citations

dimensions_citation
86 Dimensions

Readers on

mendeley
3 Mendeley
Summary Dimensions citations
So far, Dimensions has found 86 publications that cite this research output.

86

The most recent citing publications are shown below. View all 86 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.