↓ Skip to main content
What is this page? Embed badge

Wafer-Level Chip-Scale Packaging

Overview of attention for book
Cover of 'Wafer-Level Chip-Scale Packaging'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Demand and Challenges for Wafer-Level Chip-Scale Analog and Power Packaging
  3. Altmetric Badge
    Chapter 2 Fan-In Wafer-Level Chip-Scale Package
  4. Altmetric Badge
    Chapter 3 Fan-Out Wafer-Level Chip-Scale Package
  5. Altmetric Badge
    Chapter 4 Stackable Wafer-Level Analog Chip-Scale Package
  6. Altmetric Badge
    Chapter 5 Wafer-Level Discrete Power Mosfet Package Design
  7. Altmetric Badge
    Chapter 6 Wafer-Level Packaging TSV/Stack Die for Integration of Analog and Power Solution
  8. Altmetric Badge
    Chapter 7 Thermal Management, Design, and Analysis for WLCSP
  9. Altmetric Badge
    Chapter 8 Electrical and Multiple Physics Simulation for Analog and Power WLCSP
  10. Altmetric Badge
    Chapter 9 WLCSP Assembly
  11. Altmetric Badge
    Chapter 10 WLCSP Typical Reliability and Test
Attention for Chapter 6: Wafer-Level Packaging TSV/Stack Die for Integration of Analog and Power Solution
Altmetric Badge

Citations

dimensions_citation
17 Dimensions

Readers on

mendeley
1 Mendeley
Summary Dimensions citations
So far, Dimensions has found 17 publications that cite this research output.

17

The most recent citing publications are shown below. View all 17 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.