↓ Skip to main content

Post-Silicon Validation and Debug

Overview of attention for book
Cover of 'Post-Silicon Validation and Debug'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Post-Silicon SoC Validation Challenges
  3. Altmetric Badge
    Chapter 2 SoC Instrumentations: Pre-Silicon Preparation for Post-Silicon Readiness
  4. Altmetric Badge
    Chapter 3 Structural Signal Selection for Post-Silicon Validation
  5. Altmetric Badge
    Chapter 4 Simulation-Based Signal Selection
  6. Altmetric Badge
    Chapter 5 Hybrid Signal Selection
  7. Altmetric Badge
    Chapter 6 Post-Silicon Signal Selection Using Machine Learning
  8. Altmetric Badge
    Chapter 7 Observability-Aware Post-Silicon Test Generation
  9. Altmetric Badge
    Chapter 8 On-Chip Constrained-Random Stimuli Generation
  10. Altmetric Badge
    Chapter 9 Test Generation and Lightweight Checking for Multi-core Memory Consistency
  11. Altmetric Badge
    Chapter 10 Selection of Post-Silicon Hardware Assertions
  12. Altmetric Badge
    Chapter 11 Debug Data Reduction Techniques
  13. Altmetric Badge
    Chapter 12 High-Level Debugging of Post-Silicon Failures
  14. Altmetric Badge
    Chapter 13 Post-Silicon Fault Localization with Satisfiability Solvers
  15. Altmetric Badge
    Chapter 14 Coverage Evaluation and Analysis of Post-Silicon Tests with Virtual Prototypes
  16. Altmetric Badge
    Chapter 15 Utilization of Debug Infrastructure for Post-Silicon Coverage Analysis
  17. Altmetric Badge
    Chapter 16 Network-on-Chip Validation and Debug
  18. Altmetric Badge
    Chapter 17 Post-Silicon Validation of the IBM POWER8 Processor
  19. Altmetric Badge
    Chapter 18 SoC Security Versus Post-Silicon Debug Conflict
  20. Altmetric Badge
    Chapter 19 The Future of Post-Silicon Debug
Attention for Chapter 11: Debug Data Reduction Techniques
Altmetric Badge


11 Dimensions

Readers on

3 Mendeley
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
Debug Data Reduction Techniques
Chapter number 11
Book title
Post-Silicon Validation and Debug
Published by
Springer, Cham, January 2019
DOI 10.1007/978-3-319-98116-1_11
Book ISBNs
978-3-31-998115-4, 978-3-31-998116-1

Sandeep Chandran, Preeti Ranjan Panda, Chandran, Sandeep, Panda, Preeti Ranjan

Mendeley readers

Mendeley readers

The data shown below were compiled from readership statistics for 3 Mendeley readers of this research output. Click here to see the associated Mendeley record.

Geographical breakdown

Country Count As %
Unknown 3 100%

Demographic breakdown

Readers by professional status Count As %
Student > Ph. D. Student 1 33%
Unknown 2 67%
Readers by discipline Count As %
Engineering 1 33%
Unknown 2 67%