1,343 followers
Modular Acquisition and Stimulation System for Timestamp-Driven Neuroscience Experiments. http://t.co/suq0kTxCp5
Applied Reconfigurable Computing
Overview of attention for book
Table of Contents
-
Altmetric BadgeBook Overview
-
Altmetric BadgeChapter 1 Reducing Storage Costs of Reconfiguration Contexts by Sharing Instruction Memory Cache Blocks
-
Altmetric BadgeChapter 2 A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
-
Altmetric BadgeChapter 3 Hierarchical Dynamic Power-Gating in FPGAs
-
Altmetric BadgeChapter 4 Hardware Synthesis from Functional Embedded Domain-Specific Languages: A Case Study in Regular Expression Compilation
-
Altmetric BadgeChapter 5 ArchHDL: A Novel Hardware RTL Design Environment in C++
-
Altmetric BadgeChapter 6 Operand-Value-Based Modeling of Dynamic Energy Consumption of Soft Processors in FPGA
-
Altmetric BadgeChapter 7 Preemptive Hardware Multitasking in ReconOS
-
Altmetric BadgeChapter 8 A Fully Parallel Particle Filter Architecture for FPGAs
-
Altmetric BadgeChapter 9 TEAChER: TEach AdvanCEd Reconfigurable Architectures and Tools
-
Altmetric BadgeChapter 10 Dynamic Memory Management in Vivado-HLS for Scalable Many-Accelerator Architectures
-
Altmetric BadgeChapter 11 SET-PAR: Place and Route Tools for the Mitigation of Single Event Transients on Flash-Based FPGAs
-
Altmetric BadgeChapter 12 Advanced SystemC Tracing and Analysis Framework for Extra-Functional Properties
-
Altmetric BadgeChapter 13 Run-Time Partial Reconfiguration Simulation Framework Based on Dynamically Loadable Components
-
Altmetric BadgeChapter 14 Architecture Virtualization for Run-Time Hardware Multithreading on Field Programmable Gate Arrays
-
Altmetric BadgeChapter 15 Centralized and Software-Based Run-Time Traffic Management Inside Configurable Regions of Interest in Mesh-Based Networks-on-Chip
-
Altmetric BadgeChapter 16 Survey on Real-Time Network-on-Chip Architectures
-
Altmetric BadgeChapter 17 Efficient SR-Latch PUF
-
Altmetric BadgeChapter 18 Hardware Benchmarking of Cryptographic Algorithms Using High-Level Synthesis Tools: The SHA-3 Contest Case Study
-
Altmetric BadgeChapter 19 Dual CLEFIA/AES Cipher Core on FPGA
-
Altmetric BadgeChapter 20 An Efficient and Flexible FPGA Implementation of a Face Detection System
-
Altmetric BadgeChapter 21 A Flexible Software Framework for Dynamic Task Allocation on MPSoCs Evaluated in an Automotive Context
-
Altmetric BadgeChapter 22 A Dynamically Reconfigurable Mixed Analog-Digital Filter Bank
-
Altmetric BadgeChapter 23 The Effects of System Hyper Pipelining on Three Computational Benchmarks Using FPGAs
-
Altmetric BadgeChapter 24 A Timing Driven Cycle-Accurate Simulation for Coarse-Grained Reconfigurable Architectures
-
Altmetric BadgeChapter 25 Scalable and Efficient Linear Algebra Kernel Mapping for Low Energy Consumption on the Layers CGRA
-
Altmetric BadgeChapter 26 A Novel Concept for Adaptive Signal Processing on Reconfigurable Hardware
-
Altmetric BadgeChapter 27 Evaluation of High-Level Synthesis Techniques for Memory and Datapath Tradeoffs in FPGA Based SoC Architectures
-
Altmetric BadgeChapter 28 Measuring Failure Probability of Coarse and Fine Grain TMR Schemes in SRAM-based FPGAs Under Neutron-Induced Effects
-
Altmetric BadgeChapter 29 Modular Acquisition and Stimulation System for Timestamp-Driven Neuroscience Experiments
-
Altmetric BadgeChapter 30 DRAM Row Activation Energy Optimization for Stride Memory Access on FPGA-Based Systems
-
Altmetric BadgeChapter 31 Acceleration of Data Streaming Classification using Reconfigurable Technology
-
Altmetric BadgeChapter 32 On-The-Fly Verification of Reconfigurable Image Processing Modules Based on a Proof-Carrying Hardware Approach
-
Altmetric BadgeChapter 33 Partial Reconfiguration for Dynamic Mapping of Task Graphs onto 2D Mesh Platform
-
Altmetric BadgeChapter 34 A Challenge of Portable and High-Speed FPGA Accelerator
-
Altmetric BadgeChapter 35 Total Ionizing Dose Effects of Optical Components on an Optically Reconfigurable Gate Array
-
Altmetric BadgeChapter 36 Exploring Dynamic Reconfigurable CORDIC Co-Processors Tightly Coupled with a VLIW-SIMD Soft-Processor Architecture
-
Altmetric BadgeChapter 37 Mesh of Clusters FPGA Architectures: Exploration Methodology and Interconnect Optimization
-
Altmetric BadgeChapter 38 DyAFNoC: Dynamically Reconfigurable NoC Characterization Using a Simple Adaptive Deadlock-Free Routing Algorithm with a Low Implementation Cost
-
Altmetric BadgeChapter 39 A Flexible Multilayer Perceptron Co-processor for FPGAs
-
Altmetric BadgeChapter 40 Reconfigurable Hardware Assist for Linux Process Scheduling in Heterogeneous Multicore SoCs
-
Altmetric BadgeChapter 41 Towards Performance Modeling of 3D Memory Integrated FPGA Architectures
-
Altmetric BadgeChapter 42 Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL
-
Altmetric BadgeChapter 43 Towards Unification of Accelerated Computing and Interconnection For Extreme-Scale Computing
-
Altmetric BadgeChapter 44 SPARTAN/SEXTANT/COMPASS: Advancing Space Rover Vision via Reconfigurable Platforms
-
Altmetric BadgeChapter 45 Hardware Task Scheduling for Partially Reconfigurable FPGAs
-
Altmetric BadgeChapter 46 SWAN-iCARE Project: On the Efficiency of FPGAs Emulating Wearable Medical Devices for Wound Management and Monitoring
-
Altmetric BadgeChapter 47 DynamIA: Dynamic Hardware Reconfiguration in Industrial Applications
-
Altmetric BadgeChapter 48 Robots in Assisted Living Environments as an Unobtrusive, Efficient, Reliable and Modular Solution for Independent Ageing: The RADIO Perspective
-
Altmetric BadgeChapter 49 Reconfigurable Computing for Analytics Acceleration of Big Bio-Data: The AEGLE Approach
-
Altmetric BadgeChapter 50 COSSIM : A Novel, Comprehensible, Ultra-Fast, Security-Aware CPS Simulator
Attention for Chapter 29:
Modular Acquisition and Stimulation System for Timestamp-Driven Neuroscience Experiments