Applied Reconfigurable Computing

Table of Contents

1. Altmetric Badge
   Book Overview
2. Altmetric Badge
   Chapter 1 Reducing Storage Costs of Reconfiguration Contexts by Sharing Instruction Memory Cache Blocks
3. Altmetric Badge
   Chapter 2 A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
4. Altmetric Badge
   Chapter 3 Hierarchical Dynamic Power-Gating in FPGAs
5. Altmetric Badge
   Chapter 4 Hardware Synthesis from Functional Embedded Domain-Specific Languages: A Case Study in Regular Expression Compilation
6. Altmetric Badge
   Chapter 5 ArchHDL: A Novel Hardware RTL Design Environment in C++
7. Altmetric Badge
   Chapter 6 Operand-Value-Based Modeling of Dynamic Energy Consumption of Soft Processors in FPGA
8. Altmetric Badge
   Chapter 7 Preemptive Hardware Multitasking in ReconOS
9. Altmetric Badge
   Chapter 8 A Fully Parallel Particle Filter Architecture for FPGAs
10. Altmetric Badge
    Chapter 9 TEAChER: TEach AdvanCEd Reconfigurable Architectures and Tools
11. Altmetric Badge
    Chapter 10 Dynamic Memory Management in Vivado-HLS for Scalable Many-Accelerator Architectures
12. Altmetric Badge
    Chapter 11 SET-PAR: Place and Route Tools for the Mitigation of Single Event Transients on Flash-Based FPGAs
13. Altmetric Badge
    Chapter 12 Advanced SystemC Tracing and Analysis Framework for Extra-Functional Properties
14. Altmetric Badge
    Chapter 13 Run-Time Partial Reconfiguration Simulation Framework Based on Dynamically Loadable Components
15. Altmetric Badge
    Chapter 14 Architecture Virtualization for Run-Time Hardware Multithreading on Field Programmable Gate Arrays
16. Altmetric Badge
    Chapter 15 Centralized and Software-Based Run-Time Traffic Management Inside Configurable Regions of Interest in Mesh-Based Networks-on-Chip
17. Altmetric Badge
    Chapter 16 Survey on Real-Time Network-on-Chip Architectures
18. Altmetric Badge
    Chapter 17 Efficient SR-Latch PUF
19. Altmetric Badge
    Chapter 18 Hardware Benchmarking of Cryptographic Algorithms Using High-Level Synthesis Tools: The SHA-3 Contest Case Study
20. Altmetric Badge
    Chapter 19 Dual CLEFIA/AES Cipher Core on FPGA
21. Altmetric Badge
    Chapter 20 An Efficient and Flexible FPGA Implementation of a Face Detection System
22. Altmetric Badge
    Chapter 21 A Flexible Software Framework for Dynamic Task Allocation on MPSoCs Evaluated in an Automotive Context
23. Altmetric Badge
    Chapter 22 A Dynamically Reconfigurable Mixed Analog-Digital Filter Bank
24. Altmetric Badge
    Chapter 23 The Effects of System Hyper Pipelining on Three Computational Benchmarks Using FPGAs
25. Altmetric Badge
    Chapter 24 A Timing Driven Cycle-Accurate Simulation for Coarse-Grained Reconfigurable Architectures
26. Altmetric Badge
    Chapter 25 Scalable and Efficient Linear Algebra Kernel Mapping for Low Energy Consumption on the Layers CGRA
27. Altmetric Badge
    Chapter 26 A Novel Concept for Adaptive Signal Processing on Reconfigurable Hardware
28. Altmetric Badge
    Chapter 27 Evaluation of High-Level Synthesis Techniques for Memory and Datapath Tradeoffs in FPGA Based SoC Architectures
29. Altmetric Badge
    Chapter 28 Measuring Failure Probability of Coarse and Fine Grain TMR Schemes in SRAM-based FPGAs Under Neutron-Induced Effects
30. Altmetric Badge
    Chapter 29 Modular Acquisition and Stimulation System for Timestamp-Driven Neuroscience Experiments
31. Altmetric Badge
    Chapter 30 DRAM Row Activation Energy Optimization for Stride Memory Access on FPGA-Based Systems
32. Altmetric Badge
    Chapter 31 Acceleration of Data Streaming Classification using Reconfigurable Technology
33. Altmetric Badge
    Chapter 32 On-The-Fly Verification of Reconfigurable Image Processing Modules Based on a Proof-Carrying Hardware Approach
34. Altmetric Badge
    Chapter 33 Partial Reconfiguration for Dynamic Mapping of Task Graphs onto 2D Mesh Platform
35. Altmetric Badge
    Chapter 34 A Challenge of Portable and High-Speed FPGA Accelerator
36. Altmetric Badge
    Chapter 35 Total Ionizing Dose Effects of Optical Components on an Optically Reconfigurable Gate Array
37. Altmetric Badge
    Chapter 36 Exploring Dynamic Reconfigurable CORDIC Co-Processors Tightly Coupled with a VLIW-SIMD Soft-Processor Architecture
38. Altmetric Badge
    Chapter 37 Mesh of Clusters FPGA Architectures: Exploration Methodology and Interconnect Optimization
39. Altmetric Badge
    Chapter 38 DyAFNoC: Dynamically Reconfigurable NoC Characterization Using a Simple Adaptive Deadlock-Free Routing Algorithm with a Low Implementation Cost
40. Altmetric Badge
    Chapter 39 A Flexible Multilayer Perceptron Co-processor for FPGAs
41. Altmetric Badge
    Chapter 40 Reconfigurable Hardware Assist for Linux Process Scheduling in Heterogeneous Multicore SoCs
42. Altmetric Badge
    Chapter 41 Towards Performance Modeling of 3D Memory Integrated FPGA Architectures
43. Altmetric Badge
    Chapter 42 Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL
44. Altmetric Badge
    Chapter 43 Towards Unification of Accelerated Computing and Interconnection For Extreme-Scale Computing
45. Altmetric Badge
    Chapter 44 SPARTAN/SEXTANT/COMPASS: Advancing Space Rover Vision via Reconfigurable Platforms
46. Altmetric Badge
    Chapter 45 Hardware Task Scheduling for Partially Reconfigurable FPGAs
47. Altmetric Badge
    Chapter 46 SWAN-iCARE Project: On the Efficiency of FPGAs Emulating Wearable Medical Devices for Wound Management and Monitoring
48. Altmetric Badge
    Chapter 47 DynamIA: Dynamic Hardware Reconfiguration in Industrial Applications
49. Altmetric Badge
    Chapter 48 Robots in Assisted Living Environments as an Unobtrusive, Efficient, Reliable and Modular Solution for Independent Ageing: The RADIO Perspective
50. Altmetric Badge
    Chapter 49 Reconfigurable Computing for Analytics Acceleration of Big Bio-Data: The AEGLE Approach
51. Altmetric Badge
    Chapter 50 COSSIM : A Novel, Comprehensible, Ultra-Fast, Security-Aware CPS Simulator