↓ Skip to main content
What is this page? Embed badge

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Overview of attention for book
Cover of 'Low Power Design with High-Level Power Estimation and Power-Aware Synthesis'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Introduction
  3. Altmetric Badge
    Chapter 2 Related Work
  4. Altmetric Badge
    Chapter 3 Background
  5. Altmetric Badge
    Chapter 4 Architectural Selection Using High Level Synthesis
  6. Altmetric Badge
    Chapter 5 Statistical Regression Based Power Models
  7. Altmetric Badge
    Chapter 6 Coprocessor Design Space Exploration Using High Level Synthesis
  8. Altmetric Badge
    Chapter 7 Regression-Based Dynamic Power Estimation for FPGAs
  9. Altmetric Badge
    Chapter 8 High Level Simulation Directed RTL Power Estimation
  10. Altmetric Badge
    Chapter 9 Applying Verification Collaterals for Accurate Power Estimation
  11. Altmetric Badge
    Chapter 10 Power Reduction Using High-Level Clock-Gating
  12. Altmetric Badge
    Chapter 11 Model-Checking to Exploit Sequential Clock-Gating
  13. Altmetric Badge
    Chapter 12 System Level Simulation Guided Approach for Clock-Gating
  14. Altmetric Badge
    Chapter 13 Conclusions
Attention for Chapter 7: Regression-Based Dynamic Power Estimation for FPGAs
Altmetric Badge

Citations

dimensions_citation
11 Dimensions

Readers on

mendeley
1 Mendeley
Summary Dimensions citations
So far, Dimensions has found 11 publications that cite this research output.

11

The most recent citing publications are shown below. View all 11 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.