optimizing Mixed Size & Large Scale Block Placement Using Greedy Approach
Conference proceeding (December 2019)
The most recent citing publication is shown below. View this citation on Dimensions.
Multi-Objective Optimization in Physical Synthesis of Integrated Circuits
Overview of attention for book
Table of Contents
-
Altmetric BadgeBook Overview
-
Altmetric BadgeChapter 1 Timing Closure for Multi-Million-Gate Integrated Circuits
-
Altmetric BadgeChapter 2 State of the Art in Physical Synthesis
-
Altmetric BadgeChapter 3 Buffer Insertion During Timing-Driven Placement
-
Altmetric BadgeChapter 4 Bounded Transactional Timing Analysis
-
Altmetric BadgeChapter 5 Gate Sizing During Timing-Driven Placement
-
Altmetric BadgeChapter 6 Physically-Driven Logic Restructuring
-
Altmetric BadgeChapter 7 Logic Restructuring as an Aid to Physical Retiming
-
Altmetric BadgeChapter 8 Broadening the Scope of Optimization Using Partitioning
-
Altmetric BadgeChapter 9 Co-Optimization of Latches and Clock Networks
-
Altmetric BadgeChapter 10 Conclusions
Altmetric Badge
Citations
- dimensions_citation
- 1 Dimensions