↓ Skip to main content
What is this page? Embed badge

Multi-Objective Optimization in Physical Synthesis of Integrated Circuits

Overview of attention for book
Cover of 'Multi-Objective Optimization in Physical Synthesis of Integrated Circuits'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Timing Closure for Multi-Million-Gate Integrated Circuits
  3. Altmetric Badge
    Chapter 2 State of the Art in Physical Synthesis
  4. Altmetric Badge
    Chapter 3 Buffer Insertion During Timing-Driven Placement
  5. Altmetric Badge
    Chapter 4 Bounded Transactional Timing Analysis
  6. Altmetric Badge
    Chapter 5 Gate Sizing During Timing-Driven Placement
  7. Altmetric Badge
    Chapter 6 Physically-Driven Logic Restructuring
  8. Altmetric Badge
    Chapter 7 Logic Restructuring as an Aid to Physical Retiming
  9. Altmetric Badge
    Chapter 8 Broadening the Scope of Optimization Using Partitioning
  10. Altmetric Badge
    Chapter 9 Co-Optimization of Latches and Clock Networks
  11. Altmetric Badge
    Chapter 10 Conclusions
Attention for Chapter 4: Bounded Transactional Timing Analysis
Altmetric Badge

Citations

dimensions_citation
1 Dimensions
Summary Dimensions citations
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
Bounded Transactional Timing Analysis
Chapter number 4
Book title
Multi-Objective Optimization in Physical Synthesis of Integrated Circuits
Published by
Springer, New York, NY, January 2013
DOI 10.1007/978-1-4614-1356-1_4
Book ISBNs
978-1-4614-1355-4, 978-1-4614-1356-1
Authors

David A. Papa, Igor L. Markov, Papa, David A., Markov, Igor L.

View on publisher site

This page is provided by Altmetric.