↓ Skip to main content

Logic Synthesis and Verification Algorithms

Overview of attention for book
Attention for Chapter 4: Synthesis of Two-Level Circuits
Altmetric Badge

Citations

dimensions_citation
2 Dimensions
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
Synthesis of Two-Level Circuits
Chapter number 4
Book title
Logic Synthesis and Verification Algorithms
Published by
Springer, Boston, MA, January 2002
DOI 10.1007/0-306-47592-8_4
Book ISBNs
978-0-7923-9746-5, 978-0-306-47592-4