Logic Synthesis for Low Power VLSI Designs

Table of Contents

1. Altmetric Badge
   Book Overview
2. Altmetric Badge
   Chapter 1 Introduction
3. Altmetric Badge
   Chapter 2 Technology Independent Power Analysis and Modeling
4. Altmetric Badge
   Chapter 3 Two-Level Logic Minimization in CMOS Circuits
5. Altmetric Badge
   Chapter 4 Two-Level Logic Minimization in PLAs
6. Altmetric Badge
   Chapter 5 Logic Restructuring for Low Power
7. Altmetric Badge
   Chapter 6 Logic Minimization for Low Power
8. Altmetric Badge
   Chapter 7 Technology Dependent Optimization for Low Power
9. Altmetric Badge
   Chapter 8 Post Mapping Structural Optimization for Low Power
10. Altmetric Badge
    Chapter 9 POSE: Power Optimization and Synthesis Environment
11. Altmetric Badge
    Chapter 10 Concluding Remarks