↓ Skip to main content

The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling Transistor

Overview of attention for article published in Discover Nano, March 2018
Altmetric Badge

Citations

dimensions_citation
4 Dimensions

Readers on

mendeley
10 Mendeley