You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Mendeley readers
Title |
Design, Analysis and Test of Logic Circuits Under Uncertainty
|
---|---|
Published by |
Springer Netherlands, September 2012
|
DOI | 10.1007/978-90-481-9644-9 |
ISBNs |
978-9-04-819643-2, 978-9-04-819644-9
|
Authors |
Krishnaswamy, Smita, Markov, Igor L., Hayes, John P. |
Mendeley readers
The data shown below were compiled from readership statistics for 3 Mendeley readers of this research output. Click here to see the associated Mendeley record.
Geographical breakdown
Country | Count | As % |
---|---|---|
Unknown | 3 | 100% |
Demographic breakdown
Readers by professional status | Count | As % |
---|---|---|
Student > Ph. D. Student | 1 | 33% |
Unknown | 2 | 67% |
Readers by discipline | Count | As % |
---|---|---|
Physics and Astronomy | 1 | 33% |
Unknown | 2 | 67% |