The Best of ICCAD

Table of Contents

1. Altmetric Badge
   Book Overview
2. Altmetric Badge
   Chapter 1 Formal Methods for Functional Verification
3. Altmetric Badge
   Chapter 2 Automating the Diagnosis and the Rectification of Design Errors with PRIAM
4. Altmetric Badge
   Chapter 3 Functional Comparison of Logic Designs for VLSI Circuits
5. Altmetric Badge
   Chapter 4 A Unified Framework for the Formal Verification of Sequential Circuits
6. Altmetric Badge
   Chapter 5 Dynamic Variable Ordering for Ordered Binary Decision Diagrams
7. Altmetric Badge
   Chapter 6 Verification of Large Synthesized Designs
8. Altmetric Badge
   Chapter 7 Grasp—A New Search Algorithm for Satisfiability
9. Altmetric Badge
   Chapter 8 System Design and Analysis Overview
10. Altmetric Badge
    Chapter 9 An Efficient Microcode-Compiler for Custom DSP-Processors
11. Altmetric Badge
    Chapter 10 HYPER-LP: A System for Power Minimization Using Architectural Transformations
12. Altmetric Badge
    Chapter 11 Power Analysis of Embedded Software: First Step Towards Software Power Minimization
13. Altmetric Badge
    Chapter 12 A Methodology for Correct-by-Construction Latency Insensitive Design
14. Altmetric Badge
    Chapter 13 Exploring Performance Tradeoffs for Clustered VLIW ASIPs
15. Altmetric Badge
    Chapter 14 Logic Synthesis Overview
16. Altmetric Badge
    Chapter 15 Multiple-Level Logic Optimization System
17. Altmetric Badge
    Chapter 16 Exact Minimization of Multiple-Valued Functions for PLA Optimization
18. Altmetric Badge
    Chapter 17 Improved Logic Optimization Using Global-Flow Analysis
19. Altmetric Badge
    Chapter 18 A Method for Concurrent Decomposition and Factorization of Boolean Expressions
20. Altmetric Badge
    Chapter 19 An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs
21. Altmetric Badge
    Chapter 20 Logic Decomposition during Technology Mapping
22. Altmetric Badge
    Chapter 21 Highlights in Analog and Digital Circuit Design and Synthesis at ICCAD
23. Altmetric Badge
    Chapter 22 An Interactive Device Characterization and Model Development System
24. Altmetric Badge
    Chapter 23 TILOS: A Posynomial Programming Approach to Transistor Sizing
25. Altmetric Badge
    Chapter 24 SPECS2: An Integrated Circuit Timing Simulator
26. Altmetric Badge
    Chapter 25 Automatic Synthesis of Operational Amplifiers based on Analytic Circuit Models
27. Altmetric Badge
    Chapter 26 Analog Circuit Synthesis for Performance in OASYS
28. Altmetric Badge
    Chapter 27 Extraction of Gate-Level Models from Transistor Circuits by Four-Valued Symbolic Analysis
29. Altmetric Badge
    Chapter 28 Optimization of Custom MOS Circuits by Transistor Sizing
30. Altmetric Badge
    Chapter 29 Highlights in Physical Simulation and Analysis at ICCAD
31. Altmetric Badge
    Chapter 30 Nonlinear Circuit Simulation in the Frequency-Domain
32. Altmetric Badge
    Chapter 31 Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation
33. Altmetric Badge
    Chapter 32 Efficient Techniques for Inductance Extraction of Complex 3-D Geometries
34. Altmetric Badge
    Chapter 33 Time-Domain Non-Monte Carlo Noise Simulation for Nonlinear Dynamic Circuits with Arbitrary Excitations
35. Altmetric Badge
    Chapter 34 PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm
36. Altmetric Badge
    Chapter 35 Circuit Noise Evaluation by Padé Approximation Based Model-Reduction Techniques
37. Altmetric Badge
    Chapter 36 Physical Design Overview
38. Altmetric Badge
    Chapter 37 Floorplan Design Using Annealing
39. Altmetric Badge
    Chapter 38 GOALIE: A Space-Efficient System for VLSI Artwork Analysis
40. Altmetric Badge
    Chapter 39 Gordian: A New Global Optimization/ Rectangle Dissection Method for Cell Placement
41. Altmetric Badge
    Chapter 40 Exact Zero Skew
42. Altmetric Badge
    Chapter 41 Efficient Network Flow Based Min-Cut Balanced Partitioning
43. Altmetric Badge
    Chapter 42 Rectangle-Packing-Based Module Placement
44. Altmetric Badge
    Chapter 43 Timing, Test and Manufacturing Overview
45. Altmetric Badge
    Chapter 44 A Methodology for Worst Case Design of Integrated Circuits
46. Altmetric Badge
    Chapter 45 Timing Analysis using Functional Relationships
47. Altmetric Badge
    Chapter 46 On the Design of Robust Multiple Fault Testable CMOS Combinational Logic Circuits
48. Altmetric Badge
    Chapter 47 Circuit Optimization Driven by Worst-Case Distances
49. Altmetric Badge
    Chapter 48 Verifying Clock Schedules
50. Altmetric Badge
    Chapter 49 Efficient Implementation of Retiming
51. Altmetric Badge
    Chapter 50 A Cadence Perspective on ICCAD
52. Altmetric Badge
    Chapter 51 ICCAD and Fujitsu CAD Activities
53. Altmetric Badge
    Chapter 52 ICCAD’s Impact in IBM
54. Altmetric Badge
    Chapter 53 Magma and ICCAD
55. Altmetric Badge
    Chapter 54 Designers Face Critical Challenges and Discontinuities of Analog/Mixed Signal Design and Physical Verification
56. Altmetric Badge
    Chapter 55 NEC and ICCAD — EDA Partners in Success
57. Altmetric Badge
    Chapter 56 The Strong Mutual Impact between Philips Research and ICCAD
58. Altmetric Badge
    Chapter 57 Contributions from the “Best of ICCAD” to Synopsys
59. Altmetric Badge
    Chapter 58 ICCAD and Xilinx