A Graph-Theoretic Approach for Optimal Phasor Measurement Units Placement Using Binary Firefly Algorithm
Article in Energies (September 2023)
The most recent citing publication is shown below. View this citation on Dimensions.
VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms
Overview of attention for book
Table of Contents
-
Altmetric BadgeBook Overview
-
Altmetric BadgeChapter 1 A 65 nm CMOS Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion with 99.6% Current Efficiency at 10-mA Load
-
Altmetric BadgeChapter 2 An Instruction Set Architecture for Secure, Low-Power, Dynamic IoT Communication
-
Altmetric BadgeChapter 3 The Connection Layout in a Lattice of Four-Terminal Switches
-
Altmetric BadgeChapter 4 Building High-Performance, Easy-to-Use Polymorphic Parallel Memories with HLS
-
Altmetric BadgeChapter 5 Rectification of Arithmetic Circuits with Craig Interpolants in Finite Fields
-
Altmetric BadgeChapter 6 Energy-Accuracy Scalable Deep Convolutional Neural Networks: A Pareto Analysis
-
Altmetric BadgeChapter 7 ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH Code
-
Altmetric BadgeChapter 8 Optimizing Performance and Energy Overheads Due to Fanout in In-Memory Computing Systems
-
Altmetric BadgeChapter 9 Mapping Spiking Neural Networks on Multi-core Neuromorphic Platforms: Problem Formulation and Performance Analysis
-
Altmetric BadgeChapter 10 Improved Test Solutions for COTS-Based Systems in Space Applications
-
Altmetric BadgeChapter 11 Analysis of Bridge Defects in STT-MRAM Cells Under Process Variations and a Robust DFT Technique for Their Detection
-
Altmetric BadgeChapter 12 Assessment of Low-Budget Targeted Cyberattacks Against Power Systems
-
Altmetric BadgeChapter 13 Efficient Hardware/Software Co-design for NTRU
Attention for Chapter 1:
A 65 nm CMOS Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion with 99.6% Current Efficiency at 10-mA Load