You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
| Chapter title |
Logic Level Modeling
|
|---|---|
| Chapter number | 4 |
| Book title |
The Verilog® Hardware Description Language
|
| Published by |
Springer, Boston, MA, January 1996
|
| DOI | 10.1007/978-1-4757-2464-6_4 |
| Book ISBNs |
978-1-4757-2466-0, 978-1-4757-2464-6
|
| Authors |
Donald E. Thomas, Philip R. Moorby |