You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Timeline
Chapter title |
Tracking Loop Model and Hardware Prototype Verification of GNSS/INS Deep Integration
|
---|---|
Chapter number | 48 |
Book title |
China Satellite Navigation Conference (CSNC) 2014 Proceedings: Volume I
|
Published in |
Lecture Notes in Electrical Engineering, January 2014
|
DOI | 10.1007/978-3-642-54737-9_48 |
Book ISBNs |
978-3-64-254736-2, 978-3-64-254737-9
|
Authors |
Tisheng Zhang, Hongping Zhang, Yalong Ban, Xiaoji Niu, Jingnan Liu, Zhang, Tisheng, Zhang, Hongping, Ban, Yalong, Niu, Xiaoji, Liu, Jingnan |