You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Mendeley readers
| Chapter title |
Computer System Design
|
|---|---|
| Chapter number | 13 |
| Book title |
Introduction to Logic Circuits & Logic Design with Verilog
|
| Published by |
Springer, Cham, January 2017
|
| DOI | 10.1007/978-3-319-53883-9_13 |
| Book ISBNs |
978-3-31-953882-2, 978-3-31-953883-9
|
| Authors |
Brock J. LaMeres |
Mendeley readers
The data shown below were compiled from readership statistics for 15 Mendeley readers of this research output. Click here to see the associated Mendeley record.
Geographical breakdown
| Country | Count | As % |
|---|---|---|
| United States | 1 | 7% |
| Brazil | 1 | 7% |
| Unknown | 13 | 87% |
Demographic breakdown
| Readers by professional status | Count | As % |
|---|---|---|
| Student > Master | 3 | 20% |
| Researcher | 3 | 20% |
| Student > Bachelor | 2 | 13% |
| Student > Ph. D. Student | 2 | 13% |
| Lecturer | 1 | 7% |
| Other | 2 | 13% |
| Unknown | 2 | 13% |
| Readers by discipline | Count | As % |
|---|---|---|
| Engineering | 7 | 47% |
| Computer Science | 4 | 27% |
| Agricultural and Biological Sciences | 1 | 7% |
| Social Sciences | 1 | 7% |
| Economics, Econometrics and Finance | 1 | 7% |
| Other | 0 | 0% |
| Unknown | 1 | 7% |