↓ Skip to main content
What is this page? Embed badge

System Reduction for Nanoscale IC Design

Overview of attention for book
Cover of 'System Reduction for Nanoscale IC Design'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Model Order Reduction of Integrated Circuits in Electrical Networks
  3. Altmetric Badge
    Chapter 2 Element-Based Model Reduction in Circuit Simulation
  4. Altmetric Badge
    Chapter 3 Reduced Representation of Power Grid Models
  5. Altmetric Badge
    Chapter 4 Coupling of Numeric/Symbolic Reduction Methods for Generating Parametrized Models of Nanoelectronic Systems
  6. Altmetric Badge
    Chapter 5 Low-Rank Cholesky Factor Krylov Subspace Methods for Generalized Projected Lyapunov Equations
Attention for Chapter 2: Element-Based Model Reduction in Circuit Simulation
Altmetric Badge

Citations

dimensions_citation
1 Dimensions
Summary Dimensions citations
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
Element-Based Model Reduction in Circuit Simulation
Chapter number 2
Book title
System Reduction for Nanoscale IC Design
Published by
Springer, Cham, January 2017
DOI 10.1007/978-3-319-07236-4_2
Book ISBNs
978-3-31-907235-7, 978-3-31-907236-4
Authors

Andreas Steinbrecher, Tatjana Stykel, Steinbrecher, Andreas, Stykel, Tatjana

View on publisher site

This page is provided by Altmetric.