↓ Skip to main content
What is this page? Embed badge

Power-Aware Testing and Test Strategies for Low Power Devices

Overview of attention for book
Cover of 'Power-Aware Testing and Test Strategies for Low Power Devices'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Fundamentals of VLSI Testing
  3. Altmetric Badge
    Chapter 2 Power Issues During Test
  4. Altmetric Badge
    Chapter 3 Low-Power Test Pattern Generation
  5. Altmetric Badge
    Chapter 4 Power-Aware Design-for-Test
  6. Altmetric Badge
    Chapter 5 Power-Aware Testing and Test Strategies for Low Power Devices
  7. Altmetric Badge
    Chapter 6 Power-Aware System-Level Test Planning
  8. Altmetric Badge
    Chapter 7 Low-Power Design Techniques and Test Implications
  9. Altmetric Badge
    Chapter 8 Test Strategies for Multivoltage Designs
  10. Altmetric Badge
    Chapter 9 Test Strategies for Gated Clock Designs
  11. Altmetric Badge
    Chapter 10 Test of Power Management Structures
  12. Altmetric Badge
    Chapter 11 EDA Solution for Power-Aware Design-for-Test
Attention for Chapter 9: Test Strategies for Gated Clock Designs
Altmetric Badge

Citations

dimensions_citation
97 Dimensions

Readers on

mendeley
1 Mendeley
Summary Dimensions citations
So far, Dimensions has found 97 publications that cite this research output.

97

The most recent citing publications are shown below. View all 97 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.