Network-on-Chip Architectures
Overview of attention for book
Table of Contents
-
Altmetric BadgeBook Overview
-
Altmetric BadgeChapter 1 Introduction
-
Altmetric BadgeChapter 2 A Baseline NoC Architecture
-
Altmetric BadgeChapter 3 ViChaR: A Dynamic Virtual Channel Regulator for NoC Routers [39]
-
Altmetric BadgeChapter 4 RoCo: The Row–Column Decoupled Router – A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks [40]
-
Altmetric BadgeChapter 5 Exploring FaultoTolerant Network-on-Chip Architectures [37]
-
Altmetric BadgeChapter 6 On the Effects of Process Variation in Network-on-Chip Architectures [45]
-
Altmetric BadgeChapter 7 The Quest for Scalable On-Chip Interconnection Networks: Bus/NoC Hybridization [15]
-
Altmetric BadgeChapter 8 Design and Management of 3D Chip Multiprocessors Using Network-In-Memory (NetInMem) [43]
-
Altmetric BadgeChapter 9 A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures [44]
-
Altmetric BadgeChapter 10 Digest of Additional NoC MACRO-Architectural Research
-
Altmetric BadgeChapter 11 Conclusions and Future Work