You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Timeline
Mendeley readers
Chapter title |
FPGA-Based True Random Number Generator Architecture Using 15-Bit LFSR and ADPLL
|
---|---|
Chapter number | 27 |
Book title |
Recent Advances in Electrical and Electronic Engineering
|
Published by |
Springer, Singapore, January 2024
|
DOI | 10.1007/978-981-99-4713-3_27 |
Book ISBNs |
978-9-81-994712-6, 978-9-81-994713-3
|
Authors |
Meitei, Huirem Bharat, Kumar, Manoj |
Mendeley readers
The data shown below were compiled from readership statistics for 1 Mendeley reader of this research output. Click here to see the associated Mendeley record.
Geographical breakdown
Country | Count | As % |
---|---|---|
Unknown | 1 | 100% |
Demographic breakdown
Readers by professional status | Count | As % |
---|---|---|
Student > Master | 1 | 100% |
Readers by discipline | Count | As % |
---|---|---|
Unspecified | 1 | 100% |