↓ Skip to main content
What is this page? Embed badge

ASIC Design and Synthesis

Overview of attention for book
Cover of 'ASIC Design and Synthesis'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Introduction
  3. Altmetric Badge
    Chapter 2 ASIC Design Flow
  4. Altmetric Badge
    Chapter 3 Let Us Build Design Foundation
  5. Altmetric Badge
    Chapter 4 Sequential Design Concepts
  6. Altmetric Badge
    Chapter 5 Important Design Considerations
  7. Altmetric Badge
    Chapter 6 Important Considerations for ASIC Designs
  8. Altmetric Badge
    Chapter 7 Multiple Clock Domain Designs
  9. Altmetric Badge
    Chapter 8 Low Power Design Considerations
  10. Altmetric Badge
    Chapter 9 Architecture and Micro-architecture Design
  11. Altmetric Badge
    Chapter 10 Design Constraints and SDC Commands
  12. Altmetric Badge
    Chapter 11 Design Synthesis and Optimization Using RTL Tweaks
  13. Altmetric Badge
    Chapter 12 Synthesis and Optimization Techniques
  14. Altmetric Badge
    Chapter 13 Design Optimization and Scenarios
  15. Altmetric Badge
    Chapter 14 Design for Testability
  16. Altmetric Badge
    Chapter 15 Timing Analysis
  17. Altmetric Badge
    Chapter 16 Physical Design
  18. Altmetric Badge
    Chapter 17 Case Study: Processor ASIC Implementation
  19. Altmetric Badge
    Chapter 18 Programmable ASIC
  20. Altmetric Badge
    Chapter 19 Prototyping Design
  21. Altmetric Badge
    Chapter 20 Case Study: IP Design and Development
Attention for Chapter 7: Multiple Clock Domain Designs
Altmetric Badge

Citations

dimensions_citation
7 Dimensions
Summary Dimensions citations
So far, Dimensions has found 7 publications that cite this research output.

7

The most recent citing publications are shown below. View all 7 publications that cite this research output on Dimensions.

This page shows the most recent citations of this research output.

Click here to find out how to access more activity.

This page is provided by Altmetric.