English
Post-Silicon Validation and Debug
Overview of attention for book
Table of Contents
-
Altmetric BadgeBook Overview
-
Altmetric BadgeChapter 1 Post-Silicon SoC Validation Challenges
-
Altmetric BadgeChapter 2 SoC Instrumentations: Pre-Silicon Preparation for Post-Silicon Readiness
-
Altmetric BadgeChapter 3 Structural Signal Selection for Post-Silicon Validation
-
Altmetric BadgeChapter 4 Simulation-Based Signal Selection
-
Altmetric BadgeChapter 5 Hybrid Signal Selection
-
Altmetric BadgeChapter 6 Post-Silicon Signal Selection Using Machine Learning
-
Altmetric BadgeChapter 7 Observability-Aware Post-Silicon Test Generation
-
Altmetric BadgeChapter 8 On-Chip Constrained-Random Stimuli Generation
-
Altmetric BadgeChapter 9 Test Generation and Lightweight Checking for Multi-core Memory Consistency
-
Altmetric BadgeChapter 10 Selection of Post-Silicon Hardware Assertions
-
Altmetric BadgeChapter 11 Debug Data Reduction Techniques
-
Altmetric BadgeChapter 12 High-Level Debugging of Post-Silicon Failures
-
Altmetric BadgeChapter 13 Post-Silicon Fault Localization with Satisfiability Solvers
-
Altmetric BadgeChapter 14 Coverage Evaluation and Analysis of Post-Silicon Tests with Virtual Prototypes
-
Altmetric BadgeChapter 15 Utilization of Debug Infrastructure for Post-Silicon Coverage Analysis
-
Altmetric BadgeChapter 16 Network-on-Chip Validation and Debug
-
Altmetric BadgeChapter 17 Post-Silicon Validation of the IBM POWER8 Processor
-
Altmetric BadgeChapter 18 SoC Security Versus Post-Silicon Debug Conflict
-
Altmetric BadgeChapter 19 The Future of Post-Silicon Debug