You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output.
Click here to find out more.
Timeline
Mendeley readers
Chapter title |
Asynchronous Control Circuits
|
---|---|
Chapter number | 10 |
Book title |
Logic Synthesis and Verification
|
Published by |
Springer, Boston, MA, January 2002
|
DOI | 10.1007/978-1-4615-0817-5_10 |
Book ISBNs |
978-1-4613-5253-2, 978-1-4615-0817-5
|
Authors |
Luciano Lavagno, Steven M. Nowick, Lavagno, Luciano, Nowick, Steven M. |
Mendeley readers
The data shown below were compiled from readership statistics for 1 Mendeley reader of this research output. Click here to see the associated Mendeley record.
Geographical breakdown
Country | Count | As % |
---|---|---|
Canada | 1 | 100% |
Demographic breakdown
Readers by professional status | Count | As % |
---|---|---|
Researcher | 1 | 100% |
Readers by discipline | Count | As % |
---|---|---|
Computer Science | 1 | 100% |