↓ Skip to main content
What is this page? Embed badge

Logic Synthesis and Verification

Overview of attention for book
Cover of 'Logic Synthesis and Verification'

Table of Contents

  1. Altmetric Badge
    Book Overview
  2. Altmetric Badge
    Chapter 1 Two-Level Logic Minimization
  3. Altmetric Badge
    Chapter 2 Multi-Level Logic Optimization
  4. Altmetric Badge
    Chapter 3 Flexibility in Logic
  5. Altmetric Badge
    Chapter 4 Multiple-Valued Logic Synthesis and Optimization
  6. Altmetric Badge
    Chapter 5 Technology Mapping
  7. Altmetric Badge
    Chapter 6 Technology-Based Transformations
  8. Altmetric Badge
    Chapter 7 Logical and Physical Design: A Flow Perspective
  9. Altmetric Badge
    Chapter 8 Logic Synthesis for Low Power
  10. Altmetric Badge
    Chapter 9 Optimization of Synchronous Circuits
  11. Altmetric Badge
    Chapter 10 Asynchronous Control Circuits
  12. Altmetric Badge
    Chapter 11 Ordered Binary Decision Diagrams
  13. Altmetric Badge
    Chapter 12 Sat and ATPG: Algorithms for Boolean Decision Problems
  14. Altmetric Badge
    Chapter 13 Combinational and Sequential Equivalence Checking
  15. Altmetric Badge
    Chapter 14 Static Timing Analysis
  16. Altmetric Badge
    Chapter 15 The Future of Logic Synthesis and Verification
Attention for Chapter 5: Technology Mapping
Altmetric Badge
Summary
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
Technology Mapping
Chapter number 5
Book title
Logic Synthesis and Verification
Published by
Springer, Boston, MA, January 2002
DOI 10.1007/978-1-4615-0817-5_5
Book ISBNs
978-1-4613-5253-2, 978-1-4615-0817-5
Authors

Leon Stok, Vivek Tiwari, Stok, Leon, Tiwari, Vivek

View on publisher site
Timeline

Login to access the full chart related to this output.

If you don’t have an account, click here to discover Explorer

This page is provided by Altmetric.