↓ Skip to main content

Logic Synthesis and Verification

Overview of attention for book
Attention for Chapter 9: Optimization of Synchronous Circuits
Altmetric Badge

Readers on

mendeley
1 Mendeley
You are seeing a free-to-access but limited selection of the activity Altmetric has collected about this research output. Click here to find out more.
Chapter title
Optimization of Synchronous Circuits
Chapter number 9
Book title
Logic Synthesis and Verification
Published by
Springer, Boston, MA, January 2002
DOI 10.1007/978-1-4615-0817-5_9
Book ISBNs
978-1-4613-5253-2, 978-1-4615-0817-5
Authors

Soha Hassoun, Tiziano Villa, Hassoun, Soha, Villa, Tiziano

Timeline

Login to access the full chart related to this output.

If you don’t have an account, click here to discover Explorer

Mendeley readers

Mendeley readers

The data shown below were compiled from readership statistics for 1 Mendeley reader of this research output. Click here to see the associated Mendeley record.

Geographical breakdown

Country Count As %
Unknown 1 100%

Demographic breakdown

Readers by professional status Count As %
Student > Master 1 100%
Readers by discipline Count As %
Computer Science 1 100%