Embedded Computer Systems: Architectures, Modeling, and Simulation

Table of Contents

1. Altmetric Badge
   Book Overview
2. Altmetric Badge
   Chapter 1 High-Level Synthesis of Digital Circuits from Template Haskell and SDF-AP
3. Altmetric Badge
   Chapter 2 Implementing Synthetic Aperture Radar Backprojection in Chisel – A Field Report
4. Altmetric Badge
   Chapter 3 EasyHBM: Simple and Fast HBM Access for FPGAs Using High-Level-Synthesis
5. Altmetric Badge
   Chapter 4 TREAM: A Tool for Evaluating Error Resilience of Tree-Based Models Using Approximate Memory
6. Altmetric Badge
   Chapter 5 Split’n’Cover: ISO 26262 Hardware Safety Analysis with SystemC
7. Altmetric Badge
   Chapter 6 Tagged Geometric History Length Access Interval Prediction for Tightly Coupled Memory Systems
8. Altmetric Badge
   Chapter 7 NanoController: A Minimal and Flexible Processor Architecture for Ultra-Low-Power Always-On System State Controllers
9. Altmetric Badge
   Chapter 8 ControlPULP: A RISC-V Power Controller for HPC Processors with Parallel Control-Law Computation Acceleration
10. Altmetric Badge
    Chapter 9 CASA: An Approach for Exposing and Documenting Concurrency-Related Software Properties
11. Altmetric Badge
    Chapter 10 High-Level Simulation of Embedded Software Vulnerabilities to EM Side-Channel Attacks
12. Altmetric Badge
    Chapter 11 A Design Space Exploration Methodology for Enabling Tensor Train Decomposition in Edge Devices
13. Altmetric Badge
    Chapter 12 Study of DNN-Based Ragweed Detection from Drones
14. Altmetric Badge
    Chapter 13 PULP-TrainLib: Enabling On-Device Training for RISC-V Multi-core MCUs Through Performance-Driven Autotuning
15. Altmetric Badge
    Chapter 14 The Impact of Dynamic Storage Allocation on CPython Execution Time, Memory Footprint and Energy Consumption: An Empirical Study
16. Altmetric Badge
    Chapter 15 Application Runtime Estimation for AURIX Embedded MCU Using Deep Learning
17. Altmetric Badge
    Chapter 16 A Hybrid Performance Prediction Approach for Fully-Connected Artificial Neural Networks on Multi-core Platforms
18. Altmetric Badge
    Chapter 17 A Smart HW-Accelerator for Non-uniform Linear Interpolation of ML-Activation Functions
19. Altmetric Badge
    Chapter 18 Hardware-Aware Evolutionary Filter Pruning
20. Altmetric Badge
    Chapter 19 Obfuscating the Hierarchy of a Digital IP
21. Altmetric Badge
    Chapter 20 On the Effectiveness of True Random Number Generators Implemented on FPGAs
22. Altmetric Badge
    Chapter 21 SIDAM: A Design Space Exploration Framework for Multi-sensor Embedded Systems Powered by Energy Harvesting
23. Altmetric Badge
    Chapter 22 A Data-Driven Approach to Lightweight DVFS-Aware Counter-Based Power Modeling for Heterogeneous Platforms
24. Altmetric Badge
    Chapter 23 A Critical Assessment of DRAM-PIM Architectures - Trends, Challenges and Solutions
25. Altmetric Badge
    Chapter 24 SafeDX: Standalone Modules Providing Diverse Redundancy for Safety-Critical Applications
26. Altmetric Badge
    Chapter 25 HW/SW Acceleration of Multiple Workloads Within the SERRANO’s Computing Continuum
27. Altmetric Badge
    Chapter 26 LSTM Acceleration with FPGA and GPU Devices for Edge Computing Applications in B5G MEC
28. Altmetric Badge
    Chapter 27 The TEXTAROSSA Approach to Thermal Control of Future HPC Systems
29. Altmetric Badge
    Chapter 28 Correction to: Obfuscating the Hierarchy of a Digital IP